



ATTORNEY DOCKET NO. 60188-156
PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:)
Masahiro FUKUI et al.) Group Art Unit: 2818
Serial No.: 10/085,009) Examiner: QUOC D. HOANG
Filed: March 1, 2002)
For: WIRING METHOD IN LAYOUT DESIGN OF SEMICONDUCTOR
INTEGRATED CIRCUIT, SEMICONDUCTOR INTEGRATED
CIRCUIT AND FUNCTIONAL MACRO

#6/Election
w/ B
March
6/0/03

RECEIVED

MAY - 7 2003

TECHNOLOGY CENTER 2800

ELECTION UNDER 35 U.S.C. § 121

Hon. Assistant Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In response to the restriction requirement set forth in the Office Action mailed April 9, 2003, having a shortened statutory period for response set to expire May 9, 2003, wherein the Examiner required restriction between Group I - Claims 12-40, drawn to a semiconductor integrated circuit and Group II - Claims 1-11, drawn to a wiring process, Applicants elect without traverse, Group II - claims 1-11 for initial prosecution on the merits. Please cancel claims 12-40, without prejudice.

Applicants also reserve the right to file a Divisional Application for the non-elected claims 12-40, which the Examiner has indicated is patentably distinct.

Applicants believe that no extension of time is required. However, this conditional petition is being made to provide for the possibility that Applicants have


inadvertently overlooked the need for a petition for extension of time. The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No. 50-0417. A duplicate copy of this Response is enclosed for accounting purposes.

Respectfully submitted,

McDERMOTT, WILL & EMERY

Date: 5/6/03

By:


Michael E. Fogarty
Registration No. 36,139

600 13th Street, N.W. , Suite 1200
Washington, D.C. 20005-3096
Telephone: 202-756-8000
Facsimile: 202-756-8087

WDC99 753474-1.060188.0156